

FIG. 3





FIG. <sup>2</sup>



1




FIG. 6

4





FIG. 7

+



DOOLL'S LALLOOD

DOSCHI, SZZHISSO

POx CTRI

\_\_1500

	POx_CTRL <sup>▶</sup>								
NAME	EXTENT	ACCESS	INITIAL STATE	FIRMWARE INITIAL STATE					
CACHE_ LINE_LEN	7:0	RW	40	MUST BE 40	CACHE LINE SIZE. USED BY MEGACELL FOR PCI-2.2 LATENCY TIMER EXPIRATION DURING MWI CYCLES. csr2xcal_cacheline_size (7:0)				
DIS_ 64BIT_BUS	8	RW	0	0	0: BUS IS 64 BITS WIDE 1: BUS IS 32 BITS BUS IS APABILITY. (CST 2CCC) E 4 BITS BUS CAPABILITY. (CST 2CCC) E 4 BITS BUS CAPABILITY. MUST BE SET (BY FIRMWARE) 1: BUS IS 32 BITS BUS IS BUS I				
DIS_ ACK64	9	RW	0	0	0: ENABLE 64-BIT TARGET CAPABILITY ON THIS PORT 1: DISABLE 64-BIT TARGET CAPABILITY (sa/2xcal 64bit tgt, en_n). THIS BIT MUST BE SET (BY FIRMWARE) ON PORT 3.				
DIS_ REQ64	10	RW	0	0	0: ENABLE 64-BIT INITIATOR CAPABILITY 1: DISABLE 64-BIT INITIATOR CAPABILITY (csr2xcal 64bit initr_en_n). THIS BIT MUST BE SET (BY FIRMWARE) ON PORT 3.				
DIS_ BURST	11	RW	0	0	0: ENABLE PCI INITIATOR BURST CAPABILITY. 1: DISABLE PCI INITIATOR BURST CAPABILITY. (csr2xcal_64bit_initr_en_n)				
RESERVED	14:12	RAZ	0	0					
EN_ IO7_PARK	15	RW	0	0	0: PARK GNT ON LAST MASTER 1: PARK GNT ON IO7				
Spl_ Cmp_MSG	19:16	RW	0		SPLIT COMPLETION MESSAGE. THIS FIELD IS WHAT IO7 WILL PROVIDE IN THE DEVICE SPECIFIC FIELD OF A SPLIT COMPLETION MESSAGE.				
EN_ MSTR_LT	20	RW	0		0: FOLLOW THE PCI SPEC FOR MASTER LATENCY (EXCEPTION: DISCONNECT AT CACHE LINE BOUNDARIES) 1: IGNORE THE MASTER LATENCY TIMER csr2xcal_lattnr_disable				

FIG. 10A

				I FIDA DAVA DE		
NAME	EXTENT	ACCESS	INITIAL STATE	FIRMWARE INITIAL STATE		
EN_ PCHK	21	RW	0	1	DISABLES CHECKING PARITY ON AD(63::00) AND C/BE(7::0)# DURING PCI ADDRESS AND DATA PHASES. csr2xcal_par_en	
RESERVED	22	RAZ	0	0		1
EN_TLB_ CACHE	23	RW	0	1	IF SET TLB ENTRIES WILL BE CACHE COHERENTLY. IF CLEAR TLB ENTRIES WILL BE FETCHED AND TRANSLATIONS DISCARDED AFTER FIRST USE. csr2tib_eache_ena	
RESERVED	25:24	RAZ	0			
EN_ASSERT_ SERR	26	RW	0	0	ENABLE SERR ASSERTION ON PCI(X) BUS. csr2p ser_en THIS BIT HAS UNEXPECTED SIDE EFFECTS IN THE X-CALIBER CORE. IOT WILL CORRECTLY DETECT AND LOG COMMAND/ ADDRESS/ATTRIBUTE PARITY DETECT AND THE TERORS WITH THIS BIT CLEAR AND WILL TARGET ABORT THE EFFECTED TRANSACTION. UNWANTED SIDE EFFECTS OF SETTING THIS BIT INCLUDE ASSERTIS OF SETTING THIS BIT INCLUDE ASSERTIS OF SERF# WHEN THE TARGET OF A PIO WRITE ASSERTIS PERR#.	
RESERVED	27	RAZ	zos		AGGERTOT ERROR.	
RM_TYPE	29:28	RW	01	01	CONTROL THE PREFETCH ALGORITHM USED FOR PCI MEMORY READ MULTIPLE COMMAND.  00 = TWO DMA STATE MACHINES (ALLOWS EVEN DISTRIBUTION FOR A HEAVILY POPULATED BUS).  01 = SIX DMA STATE MACHINES (DEFAULT).  10 = EIGHT DMA STATE MACHINES (FOR BETTER SINGLE STREAM PERFORMANCE).  11 = ELEVEN DMA STATE MACHINES (FOR BETTER MACHINES (FOR BETTER SINGLE STREAM PERFORMANCE).	-1502

FIG. 10B

+

NAME	EXTENT	ACCESS	INITIAL STATE	FIRMWARE INITIAL STATE	
DIS_FUNK_ ALIAS	30	RW	0	0	0: ALLOW 107 TO IDENTIFY ITSELF USING MULTIPLE FUNCTION NUMBERS IN PCI-X 1: 107 USES ONLY ONE FUNCTION NUMBER
EN_AGP_ RD_CACHE	31	RW	0	0	THIS MUST ALWAYS BE SET TO 0 ON PORT 3 O: DISABLE PREFETCH DATA CACHE (ONLY USE FETCH COMMANDS) FOR PCI DMA READ DATA 1: ENABLE PREFETCH DATA CACHE (USE PREFETCH COMMANDS)
EN_ PREFETCH	32	RW	0	1	0: NO PREFETCH; FETCH MINIMUM ONLY 1: USE PREFETCH PREDICTION
RESERVED	34:33	RAZ	zos	0	
PCL_ARB_ MODE	36:35	RW	0	0	0: ROUND ROBIN 1: 107 PRIORITY MODE: 107 IS GIVEN THE HIGHEST PRIORITY AND IS GRANTED THE BUS WHENEVER IT IS REQUESTED. WHEN 107 IS NOT REQUESTING THE BUS IT IS ROUND ROBIN. 2: BUS HOG MODE: DEVICE 0 ('SLOT 0') IS GIVEN HIGHEST PRIORITY AND IS GRANTED THE BUS WHENEVER IT IS REQUESTED. OTHERWISE IT IS ROUND ROBIN. PEER TO PEER IS NOT SUPPORTED TO OR FROM THE BUS HOG DEVICE. UPE PCI. 22 MODE MUST BE 0 (STRICT ROUND ROBIN) WHEN RUNNING IN BUS HOG MODE. 0: RESERVED
EN_PCI_ RD_CACHE	37	RW	0	0	THIS SHOULD BE SET TO 0 ON PCLX AND TO 1 OR 0 ON PCI BUSES, csr2upe en rd cache 0. DISABLE PREFETCH DATA CACHE (ONLY USE FETCH COMMANDS) FOR PCI DMA READ DATA 1: ENABLE PREFETCH DATA CACHE (USE PREFETCH COMMANDS)

FIG. 10C

NAME	EXTENT	ACCESS	INITIAL STATE	FIRMWARE INITIAL STATE	·	]
UPE_PCI_ 22_MODE	38	RW	0	0	PCI 2.2 READ RETURN (DOWN HOSE) ORDERING COMPLIANT MODE: CSIZUPE Pel 22 mode 0 = STRICT ROUND-ROBIN (DMA/PPR FILLS MAY PASS PIO/PPR WRITES) 1 = IO7 PRIORITY MODE (2.2 COMPLIANT) (DMA/PPR FILLS SHALL NOT PASS PIO/PPR WRITES)	
UPE_ENG_ EN<11:0>	50:39	RW	0	FFF	ENABLE UP STATE MACHINE ENGINES: ONE BIT PER ENGINE. NOTE: WHEN THERE IS PEER-TO-PEER READ TRAFFIC AT TO AVOID DEADLOCK -WRITES ALWAYS MAKE PROGRESS. ALSO NOTE: PORT 3 MUST HAVE AT LEAST 14 REGINES ENABLE, UPE ENG EN-3:D TO SUPPORT AGP LONG READS AND TO LIMIT PCI TO ENGINES (11:42). USE THIS FIELD TO CAUSE IO? DMA TO GO QUIES CENT IN SUPPORT OF HOT ADD OR SWAP OF A CPU. cs/Zupe_eng_en(11:0).	-1504
ENA_AGP_ ORDER	51	RW	1	1	THIS BIT EFFECTS PORT 3 ONLY 1: USE AGP ORDERING RULES (UP HOSE READS MAY BYPASS WRITES) 0: USE PCI ORDERING RULES	
UPE_ PPRWR_RX	52	RW	0	0	RELAX ORDERING FOR PPR WRITES: 0 - PEER WRITES ARE NOT ORDERED WITH RESPECT TO OTHER PEER WRITES 1 - PEER WRITES ARE ORDERED BY LIMITING TO ONE AT A TIME. csr2upe_pprwr_x	-1501
HPCE_ENA	53	RW	. 0		SET TO ENABLE EXTERNAL HOT PLUG LOGIC.	
RESERVED	60:54	RAZ	0	0		

FIG. 10D

NAM	E	EXTENT	ACCESS	INITIAL STATE	FIRMWARE INITIAL STATE	
AGP_N	/W	61	RW	0	1	0: SBA48 IS LOGICAL OR- OF SBA ADDRESS BITS 47:32 (USE WINDOW 3 AS 4G SCATTER/ GATHER TARGET) 1: SBA49 ALWAYS SET (AGP USES MONSTER WINDOW ONLY) csr2agp_mw ONLY MEANINGFUL ON PORT 3
AGP_R CONC		62	RW	0	1	ENABLE CONCATENATION OF READS FROM AGP csr2agp_rd_concat ONLY MEANINGFUL ON PORT 3
AGP_W CONC		63	RW	0	1	ENABLE CONCATENATION OF WRITES FROM AGP csr2agp_wr_concat ONLY MEANINGFUL ON PORT 3

FIG. 10E

+

_						<i>-</i>	
	NAME	EXTENT	ACCESS	INITIAL STATE	FIRMWARE INITIAL STATE		
	UPH_PID	10:0	RW	x400		PID<9:0> = PID OF THIS DEVICE USED IN ALL REQUEST PACKETS. NOTE THAT PID<9> IS ALWAYS SET TO 1 FOR IO7. csr2up1_pid (10:0)	
L	UPH_CD_ REQ	15:11	RW	0		UP HOSE BUFFER CREDITS: Req csr2mux_crdt_req(4:0)	-1602a
L	UPH_CD_ RIO	20:16	RW	0		RdIO csr2mux_crdt_rio(4:0)	-16021
Æ	UPH_CD_ WIO	25:21	RW	0		WrIO csr2mux_crdt_wio(4:0)	-16020
	UPH_CD_ BLK	30:26	RW	1		BlkResp csr2mux_crdt_blk(4:0)	-16020
	JPH_CD_ NBK	35:31	RW	1		NoBlk csr2mux_crdt_nbk(4:0)	-16026
V	UPH_FR_ CNT 1602	36	RW	0		CSZUPI - fr. ont 0: FORCE ERRORS AS ONE- SHOT, SINGLE FLIT ASAP. IN THIS MODE THE UPIL - FR. XXX BIT IS CLEARED BY HARDWARE AFTER THE ERROR IS POSTED. 1: FORCE ERRORS ONCE EVERY 2nd FORWARD CLOCK TICKS	•
L	JPH_FR_ HDR	37	RW	0		csr2uph_fr_hdr 0: FORCE ERRORS ON DATA FUT 1: FORCE ERRORS ON HEADER FUT	
Г	JPH_FR_ SBE	38	RW	0		FORCE: SINGLE BIT ERROR csr2uph_fr_sbe	
ŀ	JPH_FR_ DBE	39	RW	0		DOUBLE BIT ERROR csr2uph_fr_dbe	
Ľ	JPH_FR_ GBG	40	RW	0		GARBAGE CODE csr2uph_fr_gbg	
	PH_ARB_ MODE	42:41	RW	0		CONTROLS PRIORITY OF AGP RELATIVE TO OTHER PORTS. (PORT 71 SFIRST BECAUSE ALL FWD-MISSES COME THROUGH IT), 0 -PORT 7 FIRST; ROUND ROBIN 0, 1,2,3 1 - PORT 7 FIRST, PORT 3 SECOND, ROUND ROBIN 0,1,2 2,3 - RESERVED	
R	ESERVED	63:43	RAZ	0			

FIG. 11

\_1700

						_
NAME	EXTENT	ACCESS	INITIAL STATE	FIRMWARE INITIAL STATE		
UPE_FLUSH _CACHE	0	W/RAZ	0	0	SET TO INVALIDATE ALL (FETCHED) NON-COHERENT BLOCKS. VictimClean COHERENT BLOCKS. SET BLOCKS. SET	-1702
UPE_ CACHE_ INV	1	RO	0		SET WHEN ONE OR MORE BLOCKS IN TILB, READ AND WRITE CACHES ARE VALID (A PENDING REQUEST VICTIM OR DIRTY DATA) NOTE - THIS MAY NEVER CLEAR IF THERE IS AN ERROR. IN ERROR CASE JUST PCI_RESET.	-1704
RESERVED	2	RAZ	0			1
PCI_ RESET	3	RW	0	1	1: PCI RESET NOT ASSERTED 0: PCI RESET ASSERTED	
RESERVED	63:41	RAZ	0			l

FIG. 12

-